

Fig 1

Transmit 201

Receive 202

Transport Layer 210

Link Layer 220

Physical Layer 230




Fig 2

Physical Layer 230




Fig 3





Fig 4


10045606.40701

TOEPLITZ



F.85

600



2
8
Li




Fig 7




Fig 8

BIT BUFFER	A8	A7	A6	A5	A4	A3	A2	A1	A0	B8	B7	B6	B5	B4	B3	B2	B1	C0	C8	C7	C6	C5	C4	C3	C2	C1	C0
BIT CONTENT	0	0	1	0	0	0	0	0	0	1	1	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0
"10" DETECTION	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/
"10" DETECTION	0	0	1	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0
RESULT																											
Symbol																											
STARTING POINTS																											

FIG.10

Fig 9B

910




Fig. 9C




FIG. 10




Fig 11




Fig 12




Fig 13

Send Packet
w Preemption




Fig 14




Fig 15





Fig 16


TOTAL "Ordered" Data Store

Host



1701

Preserving Packet Order w/ Transaction



1702

No Packet or Transaction Ordering

Fig 17




Fig 18




Fig 19A

1901A





Fig 19B



19C

8b Code	9 bit symbol
0000 0000	101010101
0000 0001	101010100
0000 0010	101010111
⋮	
0101 0101	001010101
⋮	
0111 0110	001110110
0111 0111	100100010
⋮	
1111 1111	110101010

Fig 20

TOGETHER

Block
Disparity
+4

Symbol
1

101010101

Alternate
Bit
Inversion

00000000

Symbol
2

001110110

Symbol
3

101010111

Symbol
4

110101010

Bit
Inversion

110001001 010101000 001010101

Fig 21A




Fig 21B




Fig 21C




Fig 22




Fig 23




Fig 24




Fig 25




Fig 26

TOP SECRET




Fig 27




Fig 28




Fig 29

3000

Multiport Memory Device





Fig 30



Input Queue 3201				Output Queue 3202			
Port	R/W	Address	Data	Valid	Port	Data	
3	R	1000		1	3	11...0	
4	W	4000	10...1	0			
3	W	1000	111...0	0			
3	R	2000		1	3	101...1	
					...		

Fig 32

10045606-110701




Fig 33




Fig 34




Fig 35





Fig 36


Line Driver 3700



Variable Driver

$$\begin{cases} RD^+ \wedge \overline{DataIn} = \text{pull down} \\ RD^- \wedge DataIn = \text{pull up} \end{cases}$$

Fig 37A



Fi 8 37B




Fig 38A




Fig 38B




Fig 39A




Fig 39B

FIG. 40 is a block diagram of a serial storage channel.




Fig 40




Fig 41




Fig 42A




Fig 42 B




Fig 42c





Fig. 43



LD = 1, iHF = 1, iPTR = "000000100"

LD = 1, iHF = 0, iPTR = "001000000"

Fig 44




Fig 45




Fig 46




Fig 47A






Fig 47B






Fig. 49A




Fig 49B